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Ajoitusvirheentunnistus (TED) mahdollistaa energian kulutuksen vähentämisen
mikroprosessoreissa. Tässä diplomityössä on kaksi versiota ajoitusvirheentun-
nistavasta salvasta (esim. TDTBsubI ja TDTBsubII) ja systeemitason testipiiri (Sys-
temTest), joka käyttää TDTBsub salpaa, mikä on suunniteltu toimimaan kynnysalueen
alapuolella. Diplomityö esittelee ensin dynaamisen jännitteen skaalauksen (DVS),
koska TED käytetään sellaisissa järjestelmissä. Seuraavaksi esitellään teoriaa kyn-
nysalueen alapuolen suunnittelun haasteista. Sitten esitellään molempien TDTBsub
salpojen ja SystemTest-lohkojen suunnittelu. Simulaatiotuloksia esitellään keskittyen
operaatiotaajuuteen, energian kulutukseen ja toimintavarmuuteen variaatiot huomioon
ottaen. Operoitaessa kynnysalueen alapuolella TDTB-piirillä keskityttiin koon mitoit-
tamiseen ja suunnittelutyyliin. Ennen kaikkea kaikkien komponenttien mitoituksen piti
olla suurempi kuin minimi CMOS-tekniikan leveydet. Vaikka mitoittamisella saavutet-
tiin toimintavarmuutta kynnysalueen alapuolella toimittaessa myös energian kulutus
kasvoi siellä toimittaessa. Perinteisiä vuotovirtojen vähentäviä mitoitustoimenpiteitä
tehtiin suurimmalle osalle komponenteista. Logiikkatyyli on tärkeää kynnysalueen
alapuolella operoitaessa. TDTBsubII salvassa uuden tekniikan näytetään antavan sys-
teemitason suorituskykyä. Simulaatioilla näytettiin kuinka ajoitusvirheentunnistus
kykeni toimimaan kynnystason alapuolella.
TDTBsubI:n ja yhteenlaskun testipiirin piirinkuvio tehtiin 65nm CMOS-prosessilla.
TDTBsubII salpaa ei tehty, koska se suunniteltiin piirin määräajan jälkeen. Piiriä
tarkasteltaessa osoittautui, että piiri ei toiminut. Piirin toimimattomuus johtui tuotan-
tovaiheessa tapahtuneesta virheestä eikä suunnittelusta.
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Timing error detection (TED) is used to enable the reduction the energy consumption
of microprocessors. In this thesis work, two versions of TED latches (i.e. TDTBsubI
and TDTBsubII) and a system-level test circuit (SystemTest) that utilizes the TDTBsubI
latch have been designed to operate in sub-threshold. The thesis rst introduces dy-
namic voltage scaling (DVS) since TED is utilized with such a system. Next, theory is
given to highlight the challenges within sub-threshold. The design of the both TDTB-
sub latches and SystemTest are then given. Simulation results follow with a focus on
operation frequency, energy consumption, and robustness in the presence of variations.
To operate TDTBsub into sub-threshold, attention was given to sizing and logic style.
In general, the sizing of all components was required to be larger than the minimum
CMOS width. Although this provided robustness in sub-threshold, the energy con-
sumption in above sub-threshold was much higher. General leakage reduction sizing
techniques were also applied to the majority of components. The choice of logic style
is important for sub-threshold operation. In the TDTBsubII latch, a new technique is
shown to provide system-level capability. Simulations displayed the capability of TED
in sub-threshold.
The layout of TDTBsubI and an adder test circuit were constructed in 65 nm CMOS.
The TDTBsubII latch was not built since it was designed after the chip deadline. Upon
inspection of the chip, it was determined to be inoperative. This mistake was a result
of the manufacturering process and not the design in this work.
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Symbols-and Abbreviations
α workload
δt delay of one full-adder
Cg output capacitance of a characteristic inverter
COX gate capacitance per unit area
EL1op total average energy per operation of LATCH1
ELEAKop total average leakage energy per operation
ELEAK leakage energy
ESW switching energy
ETOTop total average energy per operation of TDTBsub
ETOT total energy
IF forward source current in EKV model
IR reverse drain current in EKV model
Idsub1 rst-order approximation of sub-threshold current
Idsub2 EKV approximation of sub-threshold current
IOFF sub-threshold leakage current between drain and source
IO the drain current when VGS=VT
KC threshold voltage coefcient
LDP critical path depth of an inverter
Leff effective gate length
St sub-threshold slope
TAmax the maximum path delay of a full-adder
iv
TAmin the minimum path delay of a full-adder
TCLK clock period
tdc delay from CLK to CLKd
Tdmax maximum delay for logic through a TED system
Tdmeet the delay range of a TED system that guarentees error free operation
Tdmin minimum delay for logic through a TED system
tdsub propagation delay in sub-threshold
td propagation delay above sub-threshold
Top time to complete an operation
tr,f rise and fall time above sub-threshold
tsubr,f rise or fall time in sub-threshold
Tvalid valid region of TED operation
UT thermal voltage
VD drain voltage of CMOS
VG gate voltage of CMOS
VP pinch-off voltage of CMOS
VS source voltage of CMOS
Vdd supply voltage
VTO threshold voltage without bias
VT threshold voltage
Weff effective gate width
Wn,min minimum NMOS width
Wp,min minimum PMOS width
µ0 zero bias mobility
d duty cycle
BSIM Berkeley short-channel IGFET model
v
DVS dynamic voltage scaling
EKV Enz, Krummenacher, and Vittoz
IC inversion coefcient of EKV model
K delay tting parameter
M mobility temperature exponent
MEP minimum energy point
N Number of bits
n sub-threshold swing coefcient
PoFF point of rst failure
PVT process,voltage, and temperature conditions
SR slew rate
TDTB time-borrowing transition detector
TED timing error detection
TFD transient fault detection
VTC voltage transfer curve
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Chapter 1
Introduction
Signicant demand for ultra-low power applications has provided an advantage for circuits
capable of sub-threshold operation. The reduction of the supply voltage (Vdd) below the
threshold voltage (VT ) of transistors, or sub-threshold, provides minimum energy consump-
tion in digital CMOS logic. The ability to scale into sub-threshold is worthwhile for two
types of applications. The rst is energy constrained systems such as distributed sensor net-
works [1] and radio frequency identication (RFID) tags. Although the speed of a circuit
decreases at low Vdd, energy constrained systems do not in fact require high speeds. The
second class of applications consists of portable devices that are able to operate at low Vdd
and slow frequency during times with reduced workload but are still required to switch to
larger Vdd for high performance. The mobile phone is a primary example of this application
since it often enters periods of near idle [2].
In addition to stringent power budgets for energy constrained systems and portable de-
vices, variations must be considered. Increasingly larger variations in process, voltage, and
temperature (PVT) conditions causes design uncertainties. In sub-threshold, the effects of
PVT are increased substantially. Therefore, circuits capable of low voltage operation need
to be adaptable to variations while at the same time be energy optimal. To address both of
these needs, dynamic voltage scaling (DVS) has been widely researched and is implemented
in a number of processors [3][4][5]. A DVS system operates a circuit at a minimum supply
voltage while meeting operation frequency requirements.
To identify and adapt to variations at low Vdd and into the sub-threshold region, three
adaptive methods utilized within DVS systems have been shown: critical path emulators
to track variations [6][7], independent monitoring of variations with individual sensors [8],
and scaling supply voltage until failure [9]. The rst two methods eliminate a portion of
the safety margins due to worst-case PVT conditions but are unable to account for on-chip
variation and local changes in temperature and voltage. Unlike the rst two methods, the last
method accounts for variations at each on-chip location where data is processed.
Timing error detection (TED) is a form of scaling supply voltage until failure and it is
used to eliminate all safety margins resulting from worst-case PVT conditions. Using TED,
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traditional safety margins are eliminated by lowering Vdd up to and even past the point of
rst-failure (PoFF). At the PoFF, data transition becomes too slow and timing errors occur
(e.g. between stages of a pipeline). As the timing error rate increases beyond the PoFF, the
recovery energy begins to grow due to the effort required to correct the errors. The tradeoff
is between the recovery energy required to x the errors and quadratic reduction in energy
past the traditional safety margin.
Current TED methods, including RazorII [10] and TDTB [11], have shown that adding
TED latches to a pipeline can provide signicant energy savings. RazorII uses a ip-op
with in situ detection and architectural correction of timing errors. A 64-bit processor in 0.13
µm CMOS was implemented using RazorII and showed a 33% savings in energy. Similar in
functionality to RazorII, TDTB was built in 65 nm CMOS and was able to provide 31%-37%
energy savings. Although both utilize DVS, neither TED method is capable of operation in
the sub-threshold region. However, it is reported in [12] that subthreshold operation would
be an ideal application for Razor.
The goal of this thesis is to explore the use of TED in the sub-threshold. More specif-
ically, a version of TDTB (i.e. TDTBsub) will be designed to operate in the sub-threshold.
Since operation in this region presents inherent design challenges, it will be the focus of this
thesis. Chapter 2 rst presents the idea of DVS and their utilization of TED. In Chapter 3,
the theory behind the digital logic used in constructing TDTBsub is given. The majority of
the equations from this chapter are referenced numerous times throughout the thesis. Next,
in Chapter 4 is presented the design of TDTBsubI and TDTBsubII, a system-level test cir-
cuit, the layout, and a measuring system for the chip. As further explained in Section 4.5,
measurement results will not be presented due to a manufacturing process error outside the
control of the design in this thesis. To verify the performance of TDTBsub, simulations are
presented in Chapter 5. A conclusion is given in Chapter 6 which summarizes the thesis
work and presents ideas for future work.
2
Chapter 2
Timing Error Detection (TED)
The objective of this chapter is to describe the operation of TED and give an overview of its
history. As mentioned in Chapter 1, TED is an adaptive method used within a DVS system.
Therefore, Section 2.1 will provide an overview of DVS systems. The focus of the section
is on TED. The fundamentals of TED are then provided in Section 5. Finally, a number of
previously implemented TED systems are presented in Section 2.2 to provide a historical
perspective of TED. Each of these previous systems uses TED latches within a pipeline
structure.
2.1 Dynamic Voltage Scaling (DVS) Overview
For a digital circuit or system to identify and operate at the minimum energy point (MEP),
an adaptive system such as DVS is required. An overview of adaptive systems including
DVS is given in [13]. DVS has been widely researched and is considered one of the most
effective means of reducing energy consumption [3]. A DVS is typically used to provide
optimal speed and power performance for microprocessor applications by scaling Vdd. This
provides signicant energy savings due to the quadratic dependence of switching energy
with Vdd as shown in Eqn. 3.13. An example of a DVS system is shown in Fig. 2.1. The
Performance Manager is used to determine the lowest speed needed to meet a desired task
(output frequency Ftar). The lowest speed, which also takes into account dynamic and
process variations (e.g. see Table 3.1), is also used to set the new supply voltage (Vtar).
The dynamic and process variations block of Fig. 2.1 provides essential variation data
about the system to the Performance Manager. To provide the variation data, three methods
utilized within DVS systems have been shown:
• DV S1: critical path emulators to track variations [6][7]
• DV S2: independent monitoring of variations with individual sensors [8]
• DV S3: scaling Vdd until failure [9][10]
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Figure 2.1: High-level view of DVS functionality [4].
The rst method, DV S1, uses critical path emulators to mimic on-chip silicon behavior
of the critical path. The emulator is typically a delay-chain that mimics the actual critical
path. The delay-chain tracks the critical path delay over local process variations and global
uctuations in Vdd and frequency. This eliminates safety margins due to PVT variations.
However, the critical path emulator requires safety margins due to other effects. First, the
delay-chain does not have the same ambient environment as the critical path since its on-die
location is different. Secondly, safety margins are required to address mismatches in scaling
characteristics of the critical path [10] and fast-changing transient effects such as coupling
noise. In addition to eliminating only some of the safety margins, critical paths are difcult
to emulate for complex systems [4]. See [6] for a complex DV S1 system which is able to
operate in sub-threshold.
Independent monitoring with individual sensors, or DV S2, is another approach to ad-
dress variations. An example of a DV S2 system is the TCP core testchip shown in Fig. 2.2.
It includes a core, Vdd droop sensors, thermal sensors, a dynamic adaptive biasing controller
(DAB), distributed noise injectors (i.e. to produce variations), body bias generators, and a
PLL unit [8]. To boost the performance of the TCP ofoad accelerator core, various com-
binations of Vdd, frequency, and body bias are adapted to Vdd noise, temperature changes,
and transistor aging. The DAB receives the inputs from the sensors and drives the frequency
unit, body bias, Vdd, and other settings to achieve optimum settings for any given variations.
The DAB uses the sensor data as an index to a lookup table preloaded with pre-characterized
data representing the optimum settings. Although the TCP core eliminates a portion of the
worst-case safety margins, it is unable to account for variation at each of area of the chip in
which data is processed.
Unlike DV S1 and DV S2, DV S3 does not have safety margins since it scales Vdd until
a failure results (Fig. 2.3). At the point of rst-failure (PoFF), data transition becomes
too slow and timing errors occur. As the timing error rate increases beyond the PoFF, the
recovery energy begins to grow due to the effort required to correct the errors. The tradeoff is
4
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Figure 2.2: TCP core test chip.
between the recovery energy required to x the errors and quadratic reduction in energy past
the traditional safety margin. The fundamental difference between DV S3 and other systems
(i.e. DV S1 and DV S2) is that DV S3 accounts for variations at each on-chip location where
data is processed.
2.1.1 TED Fundamentals
An example of DV S3, called timing error detection (TED), is shown in Fig. 2.4. TED latches
are inserted onto all critical paths of a pipeline. The TED latch has the ability to recognize
a timing error and generate an error signal when data transition becomes too slow between
combinational logic. For example, when the input data D to a TED latch transitions under
a CLK low, the delay due to the value of Vdd is considered appropriate and no timing error
signals are generated (Fig. 2.5). However, when D transitions under the time when CLK is
high (i.e. the TED window), an ERROR is generated. This indicates that the delay due to the
value of Vdd is too low for the combinational logic and thus timing errors will occur until Vdd
is increased.
Any ERROR signals are passed to an OR gate which forwards any errors to the Voltage
Control block. This block determines the acceptable error rate and adjusts Vdd within the
pipeline accordingly. In the pipeline, Vdd is decreased until the PoFF for a given frequency.
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Figure 2.3: Relationships between Vdd and energy. As the error rate increases beyond the
PoFF, the recovery energy grows due to the effort required in correcting the errors.
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Figure 2.4: System-level view of a generic pipeline system that uses TED latches.
Scaling to the PoFF translates into eliminating all safety margins due to global and local
variations thus providing signicant energy savings. For TED systems, Vdd can be scaled
lower than the PoFF, thus providing additional energy savings [10].
2.2 TED Implementations
A number of different approaches to TED have been shown in the past few years. Although
all the systems have similar functionality, each has a different approach to the architecture at
the circuit and system-level. Three DV S3 systems will be presented here. The last system
presented, TDTB, is the circuit used as the starting point for this thesis so an understanding
of its operation is crucial. It should be noted that none of the systems presented here are
capable of sub-threshold region operation.
6
2.2 TED Implementations Timing Error Detection (TED)
CLK
D
TED window
Q
ERROR
Figure 2.5: TED timing diagram. An ERROR signal results when D transitions under a CLK
high.
2.2.1 Original
The TED technique is rst introduced in [14] and is called transient fault detection (TFD).
TFD is used to detect timing errors known to be the result of local variations and soft errors
due to energetic particles. The TFD was constructed using two latches and a comparator
(Fig. 2.6). If a data transition (out) occurs more than once during a period of CLK (i.e.
due to a timing error or soft error), an error signal (err) results. For this case, the data
transition is not latched in LATCH. Since the Extra LATCH has a delayed CLK signal (i.e.
CLK+X), it successfully latches the data. As a result, the comparator detects the difference
in Q1 and Q2 and generates err. To address manage the err signals, [14] propose that the
most economical solution is to use a TED technique combined with an architectural replay
procedure. This means that each time an err is generated, the data should be again placed
through the combinational logic.
−
+
Extra
LATCH
LATCH
Combinational
Circuit
out
CLK
CLK+X
Q1
Q2
err
Figure 2.6: First known TED implementation [14].
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2.2.2 Razor
Razor II [15] is a DVS system that uses a Razor II ip-op for TED. The (delay-error tol-
erant) ip-ops from Razor II are placed on all critical paths within a pipeline and are used
to scale the supply voltage Vdd to the point of rst failure (PoFF). Vdd can actually be scaled
below the PoFF, deliberately tolerating a target error rate, thus further reducing energy con-
sumption. A timing error is considered a trade-off between the overhead of error-correction
(i.e. architectural replay) and the additional energy savings due to operation below PoFF. Al-
though Razor II operates in strong inversion, it was reported in [12] that subthreshold voltage
scaling would be an ideal application for Razor.
The architecture of Razor II is shown in Fig. 2.7. It uses a single positive level-sensitive
latch, with the addition of a transition-detector (TD) controlled by a detection clock (DC).
Data is considered on time when D transitions prior to the rising edge of the CLK. However,
if D transitions after the rising edge of CLK, during transparency, then the transition of
latch node N occurs when TD is enabled and an ERROR is generated. At the rising edge,
DC provides a short pulse to disable TD for at least a delay of the clock-to-Q delay of the
latch. Razor II uses 47 transistors. The power overhead for a Razor II ip-op compared to
standard ip-op for a 10% activity factor is 28.5%. The overhead is calculated from a 1.2
V, 0.13 µm CMOS circuit [15].
D
DC TD
Q
CLK
ERROR
N
Figure 2.7: Razor II circuit [15].
2.2.3 Time-Borrowing Transition Detector (TDTB)
TDTB is shown in Fig. 2.8. The TDTB monitors the location of input data D transitions
with respect to the CLK. For each D transition, a pulse at the output of the XOR results.
During the time when CLK is low, node K is driven high by P1 thus keeping ERROR low.
The pulse from the XOR has no effect during this time. A late arriving D, during the time
when CLK is logic high, provides a path for K to be discharged since both N1 and N2 are
ON. Consequently, the ERROR node transitions to a logic high.
The transition detector may become metastable but is not considered a hindrance. Metasta-
bility may occur if D arrives close to a CLK edge, which is the boundary of a timing failure.
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The LATCH is transparent during the CLK high and thus D still propagates to the next stage.
The error buffer will be driven high or low during metastability, therefore, either case still
maintains correct functionality [11].
LATCHD Q
CLK
ERROR
N1
N2
P1
K
Figure 2.8: TDTB Circuit [11].
The TDTB was compared to two other TEDs, including a version of Razor found in [16],
and it was reported that TDTB showed much less energy overhead [11]. The concept of
TDTB is extended in this Master’s thesis by exploring its use in the sub-threshold region.
Our design includes a version of TDTB that operates in sub-threshold and is referred to as
TDTBsub throughout this paper.
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Chapter 3
Theory
This chapter presents the theory behind the digital logic used in constructing TDTBsub.
There are numerous digital logic styles in existence today and they are well documented
in [17]. One of the most ubiquitous styles is called static CMOS. This style ensures that the
output of a gate is in steady-state and always a logical function of the inputs independent of
time [18]. Static CMOS typically1 uses a pull-down network (PDN) and/or pull-up network
(PUN) to generate the output of a gate. The PDN and PUN are constructed from NMOS
and PMOS transistors, respectively. These transistors are the focus of this chapter since the
design of TDTBsub used only static CMOS.
Section 3.1 presents useful conduction, timing, and leakage equations for TDTBsub. A
more detailed look at static CMOS with respect to variations is then presented in Section
3.2. Both Section 3.1 and 3.2 provide a background for understanding the minimum energy
consumption of CMOS in Section 3.3.
3.1 Static CMOS
Static CMOS transistor equations describing the conduction, timing, and leakage equations
are given in this section. These were found to be the most insightful equations for the design
of TDTBsub. Throughout the remainder of this thesis, static CMOS is referred to as CMOS.
3.1.1 Conduction
To rst understand conduction in CMOS, a minimum sized NMOS transistor with a constant
drain voltage of 1.2 V was simulated for different values of VGS (Fig. 3.1). Each of the
CMOS Ids operation regions are labeled in the gure. The current Ids has linear dependency
in the strong inversion region while in the moderate inversion region it shows quadratic
dependency. The current in the sub-threshold region does not drop abruptly below VGS=VT ,
but actually decays exponentially, similar to BJT operation. The effect of CMOS transistors
1PDN and/or PUN is used for complementary and ratioed static CMOS. Pass-transistor logic is also form
of static CMOS but does not use a PDN or PUN [17].
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conducting below the threshold voltage (VT ) is called sub-threshold conduction. Unlike
moderate and strong inversion, in which the drift component of current dominates, sub-
threshold conduction is dominated by diffusion current [19]. Sub-threshold conduction can
be expressed by two useful equations. First, a simple rst-order approximation is shown by
[2]:
Idsub1 = IOexp(
VGS − VT
nUT
), (3.1)
where n is the sub-threshold swing coefcient, the thermal voltage is dened as UT = kT/q
(25 mV for 25 C), and IO is the drain current when VGS=VT :
IO = µ0COX
Weff
Leff
(n− 1)U 2T , (3.2)
where µ0 is the zero bias mobility, COX is the gate capacitance per unit area, and Weff and
Leff are the effective gate width and length, respectively.
Figure 3.1: CMOS Ids operation regions shown for an NMOS with Vds=1.2 V and VGS swept
from 0 V to 1.2 V.
A more detailed and intuitive current equation applicable for the sub-threshold region,
moderate inversion, and strong inversion is found from the Enz, Krummenacher, and Vittoz
(EKV) model. It provides simple hand calculations and a small amount of parameters for
calculation of the current. The model was specially developed for low-voltage and/or low-
current circuit design. Its roots derive from the design of analog circuits used within the rst
electronic watches. The model has been used primarily in the design of low power analog
circuits, but it also nds application in digital logic [20]. For a thorough presentation of its
inuential history see [21].
The main transistor design parameter of the EKV model is called the inversion coefcient
(IC). The IC replaces the long-time used overdrive voltage, which works well for the strong
11
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inversion region but not in the sub-threshold region[21]. Since the forward current at the
source (IF ) and the reverse current at the drain (IR) are used within the IC, they must rst be
dened [2]:
IF,R = Ispecln
2(1 + exp(
vp − vs,d
2
)), (3.3)
where Ispec=2nµOCOXWeff/LeffU2T . IF,R is normalized to if,r by dividing (3.3) by Ispec.
The terms vs,d and vp refer to the normalized versions of VS,D and the pinch-off voltage,
respectively. The total current in any region of operation can then be generated from (3.3)
since Ids = IF − IR. The total current in the sub-threshold region is therefore:
Idsub2 = Ispecexp(
VG − VTO
nUT
)(exp(
−VS
UT
)− exp(
−VD
UT
)). (3.4)
Equation (3.4) highlights the symmetry of CMOS by showing that the total current is
dependent on the superposition of each terminal voltage. For stacks of CMOS devices, (3.4)
is particularly useful in providing a rst-order hand calculation to understand the operation.
It has proved to be useful for operation of digital circuits in sub-threshold [20].
Since the denition of if,r has already been shown, the IC can be found. As shown in Fig.
3.2, the IC is determined by its location in the (if ,ir) plane. If if > 1 and ir > 1, then both
components are in the strong inversion region and the whole channel is strongly inverted.
When if > 1 and ir < 1, the reverse current at the drain is negligible. If if < 1 and ir > 1,
the forward current at the source is negligible. If if < 1 and ir < 1, then both components
are in the sub-threshold region. The channel is nearly depleted free of electrons and holes
but a small amount of electrons exists in the channel. The moderate inversion region is at the
point when if,r=1 (IF,R=Ispec) [21]. To summarize, a transistor is in the sub-threshold region
when IC 1, the moderate inversion region for IC∼= 1, and the strong inversion region for
IC1.
3.1.2 Timing
As described by the previous conduction equations (3.1),(3.3), and (3.4), the output conduc-
tion of CMOS is reduced as Vdd decreases. Decreasing conduction has a signicant effect on
the propagation delay and the rise and fall times tr,f . The propagation delay for an inverter
operating in strong inversion is [2]:
td =
KCgVdd
(Vdd − VT )α
, (3.5)
where K is a delay-tting parameter, α is the workload, and Cg is the output capacitance of
a characteristic inverter. The denominator of (3.5) models the current of the characteristic
inverter above operation in the sub-threshold region and causes td to increase linearly with
smaller Vdd.
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Figure 3.2: MOS transistor operation modes [11].
In subthreshold, the propagation delay of an inverter is [2]:
td,sub =
KCgVdd
Ioexp(
Vdd−VT
nUT
)
. (3.6)
Similarly to (3.5), the denominator of (3.6) models the current of the characteristic in-
verter. In the sub-threshold region, the delay grows exponentially with decreasing Vdd.
Derivation of tr,f for an inverter is similar to the approach used for the delay. Here will
be presented an approximation to tr,f in the sub-threshold region. The slew rate (SR) or the
maximum rate of change of output voltage can be dened as [22]:
SR =
Cg
Ids
. (3.7)
Assuming that the tr,f of a signal has a linear slope and is simulated from rail-to-rail, SR
can be regarded as approximately equivalent to tr,f . Using the sub-threshold current equation
from (3.1), tr,f can then be dened for the sub-threshold region as:
tsubr,f =
Cg
IOexp(
Vr,f−VT
nUT
)
, (3.8)
where Vr,f denes the voltage of a PMOS (i.e. Vr=-Vdd) and NMOS (i.e. Vf=Vdd). As in
(3.6), the tr,f grows exponentially as Vdd decreases.
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3.1.3 Leakage Current Mechanisms
In addition to conduction and timing equations, the leakage should be considered in design-
ing the CMOS logic of TDTBsub. Scaling transistors sizes into the nanometer regime has
caused dramatic increases in CMOS leakage current (IOFF ) due to reductions in VT , channel
length (L), and gate oxide thickness (tox). Increased IOFF has become a major portion (i.e.
30 - 50%) of the total power consumption in many scaled technologies [23]. Furthermore,
as Vdd is reduced to sub-threshold region levels, the propagation delay increases exponen-
tially (3.6), which leads to an exponential increase in leakage energy. The leakage power is
thus integrated over much longer periods of time and as a result leakage energy begins to
dominate switching energy. Although leakage can occur during active and standby modes of
CMOS, this thesis addresses only standby mode (IOFF ).
The ve main short-channel leakage mechanisms are shown in Fig. 3.3. Ia is the pn
junction tunneling leakage. As previously stated, ICH is the sub-threshold leakage. Ig is
the gate leakage and it consists of leakage from gate-to-channel, gate-to-drain, and gate-to-
source. Ie is the gate-induced barrier lowering (GIDL) leakage. The channel punchthrough
current is If. Ia and Ig occur when the transistor is ON and OFF. ICH , Ie, and If are all OFF
state currents [19].
The general consensus is that ICH and Ig are the most dominant leakage types in nanome-
ter digital CMOS [23]. For a short channel device (i.e. 65 nm), the amount of ICH is a
function of the drain voltage [19]. The source and drain depletion width in the vertical direc-
tion have a strong effect on the band bending due to the short L. As the drain bias changes,
the depletion width also changes therefore causing VT to vary. As previously explained, a
change in VT results in the variation of sub-threshold leakage current. The effect is called
Drain-induced barrier lowering (DIBL). Throughout the work in this thesis, ICH was found
to be the most troublesome leakage mechanism in sub-threshold. The sub-threshold leakage
can be expressed as [23]:
ICH = µ0COX
WeffU
2
T
Leff
e1.8e[(VGS−VT )/(nUT )][1− e−Vds/Ut ]. (3.9)
Gate leakage Ig contributes signicantly to IOFF in nanometer digital CMOS. As CMOS
lengths scale below 60 nm, it is expected to be the dominant form of leakage [24]. However,
gate leakage depends strongly on the operation region. In the sub-threshold and moderate
inversion region, gate leakage to the channel (Fig. 3.3) is negligible while leakage from the
gate-to-drain and gate-to-source is more dominant. Above sub-threshold, the larger electric
eld across the oxide allows for carriers to tunnel through the oxide [2].
To further understand leakage in CMOS, a 65 nm NMOS transistor was simulated at
a typical process corner. A simulation for a LVT (low threshold voltage), SVT (standard
threshold voltage), and HVT (high threshold voltage) NMOS transistor is shown in Fig. 3.4.
From Fig. 3.4, a number of important device parameters within sub-threshold can also be
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Figure 3.3: The 5 main leakage mechanisms [19].
Figure 3.4: Sub-threshold leakage of an LVT, SVT, and HVT 65 nm NMOS transistor. The
drain to source was a constant 1.2 V and the source tied to ground. The circles represent the
location of VT on the VGS axis for each Ids curve.
recognized including IOFF , VT , and sub-threshold slope (St). IOFF is the current between
the drain and source and consists of leakage from both ICH and Ig when VGS is 0 V. The
circles represent the location of VT on the VGS axis for each threshold type. It is imperative
to recognize that as VT is decreased, the leakage increases. St indicates how effectively the
NMOS (or PMOS) transistor is turned off. It describes the inverse of the slope of Ids vs VGS
and is considered a quality measure of a device. The denition of St is:
St = nUT ln10, (3.10)
where St is expressed in mV/decade. An ideal transistor gives n=1 and St=60 mV/decade at
room temperature. In practice however, n is greater than 1 for actual devices [17]. From Fig.
3.4, the sub-threshold slope was calculated as approximately 85 mV/decade for each Ids.
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3.2 Variation in CMOS
Accounting for variation in addition to conduction, timing, and leakage of CMOS presents
additional challenges. Modern CMOS nanometer-scale technologies have a large number of
process and dynamic variations to consider (Table 3.1). Process variations and their impact
will rst be discussed followed by the effects of temperature.
Table 3.1: Sources of variability in nanometer-scale technologies [25]
Process Variations Dynamic Variations Simulation Tools
channel length temperature timing analysis
channel width supply voltage rc extraction
threshold voltage aging cell modeling I-V curves
overlap capacitance cross-coupling capacitance circuit simulations
nesting effects multiple input switching process les
interconnect workload transistor models
average supply voltage
3.2.1 Process Variation
Careful consideration of sizing and logic style within the sub-threshold region is required
to account for process variations at low voltages and deep sub-micron technologies (i.e.
CMOS 65 nm). Process variation can be divided into global and local variations. Global
variations affect all devices on a wafer similarly (i.e. discrepancies in alignment) with an
effect seen in the sub-threshold region as strong PMOS or weak NMOS, or vice verse. Local
variations affect devices on the same wafer differently and consist of both systematic and
random components. Typically, global variations have been of most concern in digital CMOS
design. As the size of transistors length (L) has decreased though, local variations have
grown larger than global variations [26].
The local variation of most concern is the mismatch between devices on the same die and
is typically modeled as a difference between their threshold voltages (VT ). The standard de-
viation of VT variation is approximately proportional to (WL)−1/2 [2]. Since device currents
have an exponential dependence on VT (3.1), VT variation causes changes in delay, energy
consumption, and output swings due to changes in ION /IOFF [2]. Considering the effects of
VT , larger sized devices are required for circuits to operate in the sub-threshold region.
Logic styles are affected differently by variations. For example, ratioed circuits using siz-
ing ratios to guarantee functionality are not robust in the sub-threshold region. Since CMOS
device current depends exponentially on VT in the sub-threshold region, local variation be-
comes signicant relative to the sizes of devices and results in incorrect functionality for
ratioed circuits [2]. Circuits with many parallel paths should also be avoided since they are
less robust to global variations in sub-threshold.
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A useful sizing metric for different logic styles in 65 nm was provided in [2] and is re-
peated in Table 3.2. It can be used to achieve robustness in the sub-threshold region for
global and local variations of a number of different logic styles. For convenience, the values
are normalized to the minimum width of the process. The sizing metric was used as a starting
point in sizing many of the circuits in this thesis, being generated from Monte-Carlo simu-
lations that were performed to vary VT at each global and temperature corner. The device
widths were increased until 99.9% of samples had proper output swing.
Table 3.2: Variation-driven sizing metric for 65 nm [2]
Min. size constraint
1 NMOS in pull-down 2.67
2 series NMOS in pull-down 5.33
3 series NMOS in pull-down 6.33
Transmission gate 2
1 PMOS in pull-up 1
3.2.2 Temperature Effects
Temperature has an effect on all CMOS Ids operation regions. In this section, two fundamen-
tal temperature equations will rst be presented. Next, the temperature effects on the delay
and noise margins of an inverter will be given. Examining the threshold voltage and mobility
as a function of temperature help to clarify the effect of temperature on CMOS [27]:
VT (T ) = VT (T0)−KCT, (3.11)
µ(T ) = µ(T0)(
T
T0
)−M , (3.12)
where T0=300 K, KC is the threshold voltage coefcient (typical value 2.4 mV/K) and M is
the mobility temperature exponent (typically near 1.5). In strong inversion, lower mobility
dominates and results in slower circuits for high temperatures. In the sub-threshold region, a
lower VT dominates [2] for high temperatures and results in a lower delay.
The decrease in delay in the sub-threshold region can be conrmed from the results of
rise and fall time simulations for a CMOS inverter (Table 3.3). A voltage from the strong
inversion and sub-threshold region were simulated for FF and SS global process corners. An
FF corner provides low temperature and high Vdd, while an SS corner gives high temperature
and low Vdd. The temperature is within the exponent of (3.8) and thus considered more
dominant than Vdd. In strong inversion, an SS corner gives a larger tr,f than FF as is expected
from (3.7). Unlike strong inversion, an SS corner in the sub-threshold region gives a smaller
tr,f than FF as expected from (3.8). Since Vdd is less than VT , the exponent of (3.8) is
negative. Thus, increases in temperature and decreases in Vdd for SS both contribute to a
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smaller tr,f . In summary, the delay effects of SS and FF corners are opposite in the sub-
threshold region to those in strong inversion.
Table 3.3: Rise and fall times of an inverter.
Vdd tr tf
(V) (sec.) (sec.)
1.2 SS 1.68e-11 1.10e-11
1.2 FF 1.17e-11 0.69e-11
0.4 SS 6.67e-8 6.03e-8
0.4 FF 8.85e-8 7.74e-8
Although the delay of an inverter is affected by temperature, the noise margins do not
show a signicant dependency. The effects of temperature on an inverter operating in all
CMOS Ids operation regions has little effect on voltage swing. The effects of temperature on
an inverter at Vdd=0.3 V was performed in [28]. The nominal output low (VOL) and output
high (VOH) voltages of the inverter from 0 C to 100 C degraded only slightly and the overall
effect was considered negligible. The standard deviation of VOH and VOL with local VT
variation increased slightly at high temperature and from this it was implied that the high
temperature corner was the worst case for sub-threshold region functionality.
3.3 Energy Consumption
Understanding the effects of CMOS in the sub-threshold region in the previous sections is
important since the minimum energy per operation point (MEP) of CMOS occurs in the
sub-threshold region. The total energy per operation of a digital circuit consists of two
components: switching and leakage energy [2]. The switching energy assuming rail-to-rail
swing is:
ESW = CeffV
2
DD, (3.13)
where Ceff is the average effective switched capacitance per operation.
The leakage energy is:
ELEAK = (ILEAKVdd)Top (3.14)
= WeffKCgLDP V
2
DDexp(
−Vdd
nUT
), (3.15)
where Top is the time to complete an operation and LDP is the critical path depth in charac-
teristic inverter delays.
The total energy per operation is then expressed as [2]:
ETOT = ESW + EL (3.16)
= V 2DD[Ceff + WeffKCgLDP exp(−Vdd/nUT )]. (3.17)
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The set of equations above can be used to solve the optimum energy consumption and
highlight the importance of major parameters with regards to the optimum point. ESW is
dominant for most Vdd but as the voltage scales to sub-threshold region levels, ELEAK starts
to dominate the energy consumption for low Vdd thus providing the MEP. The effects of both
ESW and ELEAK can be seen from the MEP simulations in Chapter 5. As expected, the MEP
occurred in the sub-threshold region for each of these simulations.
To dene the Vdd at which the MEP should occur, the derivative of (3.17) is taken with
respect to Vdd, setting it equal to zero, and applying a number of rearrangements the optimal
Vdd is solved [2]:
VDDopt = nVT (2− lambertW (
−2Ceff
WeffKCgLDP
)). (3.18)
The lambertW function is used to solve equations involving exponentials and is described in
[29].
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Design
This chapter provides the design of a TED latch capable of operation in sub-threshold, mod-
erate inversion, and strong inversion. The TED latch is called TDTBsub and was built using
a 65 nm CMOS process. It was simulated using the BSIM4 transistor model and eldo. Since
there are common factors in the design of TDTBsubI and TDTBsubII, TDTBsub refers to
both versions. Similarly to Chapter 3, the focus of this chapter is on the design in the sub-
threshold region due its inherent challenges.
Since the inverter is the most frequently used device in TDTBsub, its operation and siz-
ing requirements are given in Section 4.1. Next, the functionality, circuit style, leakage, and
system-level considerations of TDTBsubI are introduced in Section 4.2. A similar presenta-
tion follows for TDTBsubII in Section 4.3. TDTBsubII not only works in sub-threshold, but
it gives a new approach to reset the timing error signals. A system-level test circuit (i.e. Sys-
temTest1) is given in Section 4.4 to make use of the TDTBsubI latch at the system-level. The
pre- and post-manufacturing layout of SystemTest1 and TDTBsubI latch follows in Section
4.5. Finally, the design of the measurement system is provided in Section 4.6.
4.1 Inverter
A push-pull inverter, or inverter, is a key component in the design of TDTBsub. The inverter
is the most common component in TDTBsub and, therefore, its operation has a large impact
on overall robustness, energy consumption, and the minimal voltage operation point. An
inverter is shown in Fig. 4.1 (a.). The size of Mp’s and Mn’s transistors width are called Wp
and Wn, respectively. Wn was sized to Wn,min (0.135 µm) while Wp was 1.5*Wn,min. The
transistors length (L) was increased from the minimum of 60 nm to 80 nm for both Mp and
Mn. This is applied to the majority of devices in this chapter since Long-L transistors (i.e.
nominal + 10%) have less leakage [30]. As shown in the voltage transfer curve (VTC) of
Fig. 4.1 (b.), the inverter maintains correct functionality deep into the sub-threshold region.
The size of K=(Wp/Wn) limits the functionality of CMOS circuits as Vdd is lowered. Fig.
4.2 shows the minimum Vdd in which an inverter with HVT NMOS and PMOS maintains a
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Figure 4.1: (a.) Inverter schematic (b.) VTC for Vdd from 0 to 1.2 V. Wn=0.135µm and
Wp=1.5*Wn.
10-90% output swing. The size of Wp was swept while Wn was sized to the Wn,min. The
maximum Wp is a result of leakage through Mp which works to keep Vout high as Mn is
working to correctly drive it low. The maximum Wp displays the maximum PMOS width to
ensure Vout is 10% or less of Vdd. The minimum Wp curve is due to the leakage through Mn
which works to keep Vout incorrectly low as Vin transitions low. The minimum Wp curves
denotes the minimum PMOS width in which Vout is 90% or more of Vdd. From Fig. 4.2, the
minimum operating voltage of 70 mV was found from the intersection of the minimum Wp
and maximum Wp. The inverter used to generate Fig. 4.2 had a larger minimum operating
voltage compared to the minimum operating voltage of 50 mV from the 18 µm process used
in [2] for a similar simulation. This indicates that the leakage is greater for the 65 nm used
in this simulation even for an HVT device which is designed to have lower leakage. A
larger leakage translates into the minimum Wp curve shifting up and the maximum Wp curve
shifting down.
The minimum operating voltage can also be examined in terms of an inverters drive
strength. The amount of current delivered by the NMOS and PMOS is called the drive
strength. The minimum operating voltage occurs when the NMOS and PMOS transistors
of an inverter have the same current. For the drive strength simulations, an inverter was
used with NMOS sized as Wn,min while PMOS as Wp=K*Wn,min. To understand the drive
strength, a number of different K were used as shown in Table 4.1. The average current,
IAV G, was simulated for 10 transitions of Vin. Next, the NMOS and PMOS current IN and
IP , respectively, were simulated. To understand the differences in current between IN and
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Figure 4.2: Inverter with HVT devices for typical process corners. The minimum operating
voltage is 70 mV.
IP as a percentage of IAV G, the following equation was applied:
Idiff =
IN − |IP |
IAV G
. (4.1)
The absolute value of (4.1) is displayed in Table 4.1 and it shows that the smallest per-
centage difference in drive strength within the sub-threshold region was at K=1.5. Therefore,
using K=1.47 to obtain a minimum operating voltage as already suggested in Fig. 4.2, is con-
rmed by simulating the drive strength of the inverter.
Table 4.1: |Idiff |
Vdd K=1 K=1.5 2
(V)
1.2 1.28% 5.42% 8.87%
0.6 5.78% 7.29% 8.29%
0.3 1.22% 0.79% 1.06%
In addition to having a low voltage operation of an inverter, the switching threshold of
an inverter (VM ), should be located around the middle of the available voltage swing (i.e.
Vdd/2), since this provides comparable values for the low and high noise margins [17]. The
values of VM were simulated as shown in Table 4.2. At sub-threshold region levels, K=1.5
provides a reasonable value of VM . Since the data from Table 4.1 and 4.2 provided low
voltage operation and good noise margins, the majority of inverters within TDTBsub were
sized using K=1.5.
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Table 4.2: VM as a function of K and Vdd
Vdd K=1 K=1.5 2
(V)
1.2 0.577 0.586 0.590
0.6 0.283 0.287 0.288
0.3 0.142 0.145 0.146
4.2 TDTBsubI
A detailed explanation describing the functionality of each device within TDTBsubI is rst
presented in Section 4.2.1. For devices to operate correctly in the sub-threshold region, care-
ful attention must be given to the sizing and circuit style as explained in Section 4.2.2. The
leakage effects on TDTBsubI is then given in Section 4.3.3. Finally, system-level considera-
tions are provided in Section 4.2.4.
4.2.1 Functionality
TDTBsubI, shown in Fig. 4.3, consists of a cell-library positive edge triggered latch (LATCH1)
for passing data D between combinations logic stages, an additional positive edge triggered
latch (LATCH2) for holding an ERROR signal high until the next CLK rising edge, and a
transition detector (TD) for detecting transitions of D. The TD consists of four main compo-
nents: a pulse generator, a pull-down network, a Keeper, and a CLK-delay chain (CDC). The
TD ensures an appropriate Vdd for a given processing task. For example, if Vdd is too low,
the data passed between the combinations logic states of Fig. 2.4 in Chapter 3 may become
slow and timing errors may occur. At the system-level, a timing error requires an increase in
Vdd.
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Figure 4.3: TDTBsubI.
Figure 4.4: TDTBsubI operation at 0.3 V for typical process parameters. When D transitions
under CLKd high, which means D is arriving too late, an ERROR signal results. No ERROR
signal results when D transitions and CLKd is low. Note that the ERROR signal is reset on
the CLKd rising edge.
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The pulse generator uses inverters 0,1,2 and an XOR to generate a short voltage pulse
(PULSE) each time the data (D) transitions (Fig. 4.4). Inverter 0 is needed to ensure the
XOR’s pulses have a similar duration and delay (from the D transition) as the tr,f time of D
changes. Inverters 1 and 2 determine the duration of PULSE. A PULSE with small delay and
small duration is desirable to ensure that when D transitions closely before the delayed clock
signal (CLKd) transitions from low to high, an ERROR is not generated. For example, see
the D transition located at 0.4 ms in Fig. 4.4. If the PULSE duration is too long, it would fall
under the CLKd high signal and incorrectly generate an ERROR even though D transitioned
at the same time as CLK.
The pull-down network is controlled by CLKd which allows node K to transition low if
D transitions at the same time CLKd is high. Inverters 3 and 4 determine the delay of CLKd.
P1 is used to reset node K high and subsequently ensure ERROR is low when CLKd is low
(i.e. ERROR-reset). N1 is turned ON when D transitions and CLKd is high. N2 allows for K
to be connected to ground if an XOR pulse occurs when CLKd is high.
The Keeper is used to prevent a oating node and it switches states if node K is driven low
through the pull-down network. For K to operate correctly in the sub-threshold region, the
Keeper utilizes a transmission gate (TG) and is considered a key component of TDTBsubI.
In the sub-threshold region, the large sensitivity to process variations of a ratioed circuit (i.e.
Keeper without a TG) creates operational problems [2]. Inverters 4 and 5 are used to emulate
the delay of CLKi and CLKd. This resulted in less variation of CLKd and better operational
performance.
The CDC sizing is important to the accuracy of timing error detection. Since the location
of PULSE varies with respect to the rising/falling edge of D, the delay CLKd created by
inverters 3 and 4 must account for the worst-case PULSE delay. The XOR pulse delay
changes for each Vdd. Thus, CLKd must be delayed long enough to account for the longest
XOR pulse as Vdd changes.
4.2.2 Sizing and Circuit Style
For operation of TDTBsubI in sub-threshold, the sizing and circuit style was examined for
each element of the TD (i.e. pulse generator, pull-down network, Keeper, and CDC). The
size used for each device is shown in Table 4.3. Since the sizing and circuit style have strong
interdependence, they will be discussed together.
The pulse generator contains three inverters (0,1,2) and an XOR from the 65 nm cell-
library. Inverter 0 was sized large to ensure that an XOR pulse would be generated for
different tr,f times of D. Its size was over 7 times larger than recommended from the sizing
metric shown in Table 3.2. Inverters 1 and 2 had both large W and L to provide little variation
in the duration of the XOR pulse when simulated with 1000 point Monte-Carlo simulations.
A number of different sub-threshold region optimized XORs were built and tested, but an
optimally sized 65 nm cell-library XOR (HS65 LHS XOR2x6) was chosen for the nal
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design. The size of the XOR cannot be too large since it adds a large parasitic capacitance to
the gate of N1 thus presenting a larger time constant to PULSE.
Table 4.3: Device sizing in TDTBsubI
Device PMOS W/L NMOS W/L
inverter 0 6.5/0.06 2.7/0.06
inverter 1=2 6.5/0.35 2.7/0.35
inverter 3=4=5 6.0/0.5 5.7/0.5
inverter 6=7 5.1/0.08 1.72/0.08
P1 4.0/0.08 N/A
N1 N/A 2.0/0.08
N2 N/A 4.0/0.08
TG 0.405/0.08 0.405/0.08
In the pull-down network, transistors N1 and N2 are used to pull down node K when
D transitions under a CLKd high. As recommended in Table 3.2, two series 65 nm NMOS
devices in pull-down should be sized to W=5.33*WNmin in order to reduce global and local
variation. The local VT variation causes stacks of devices to exhibit higher variability in
output levels. Additionally, stack of devices exhibit decreased drive strength. Assuming IF
(3.3) is larger than IR, then an decrease in drain voltage for the bottom transistor of the stack
causes the drive strength (3.4) to decrease. To ensure a consistent and strong enough current
in pulling down K, both devices were initially sized to W=5.33*WNmin. The size of N1 and
N2 were further increased to drive K low faster. Making N2 larger than N1 further increases
the speed without affecting the capacitance at the PULSE node.
In strong inversion, the proper functionality of the Keeper depends on the sizing ratios of
inverters 8 and 9. As mentioned earlier (3.1), device currents have an exponential dependence
on VT in the sub-threshold region, and as a result, variations become signicant relative to
device sizes [2]. This effect in the sub-threshold region was conrmed via a 50-point Monte-
Carlo simulation as shown in Fig. 4.5. When CLK goes low, P1 is unable to drive K high for
the process corner of strong NMOS and weak PMOS. The stronger (NMOS) inverter 9 works
against the weaker P1 (PMOS) and keeps K incorrectly low. Making P1 extremely large is
an option, but this creates additional problems such as increased leakage and unwanted delay
to CLKd. The best solution is to close the feedback path to inverter 9 when P1 needs to reset
K high by use of a TG. The keepers utilization of the TG is a key component of TDTBsubI.
Additional Monte-Carlo simulations in Section 5.2.3 conrm that this non-ratioed circuit
style presents increased robustness in the sub-threshold region.
At the output of the Keeper, a buffer and LATCH2 were placed to ensure system-level
timing requirements were achieved. As shown in Fig. 2.4, the ERROR signals of the TDTB-
sub latches are fed to an OR gate. To ensure that the OR gate catches all timing errors,
E should be high until the next cycle of CLK. This was achieved by adding the buffer and
LATCH2. The buffer ensured that E was delayed long enough to meet the setup time of
26
4.2 TDTBsubI Design
Figure 4.5: 50 point Monte-Carlo simulation with typical process corners showing node
K (incorrectly) locked low during an ERROR-reset. The circuit for this simulation did not
contain TG.
LATCH2. LATCH2 latches E high until the next cycle.
The CDC sizing is important to the accuracy of timing error detection. Inverters 3 and
4 were sized much larger than the sizing metric in Table 3.2 but provided small variation at
the rising/falling edge of CLKd. Inverters 5, 6, and 7 were used to emulate the delay of CLKi
and CLKd. This resulted in less variation at the edges of CLKd due to the TG connection.
However, the cost of using inverters 5, 6, and 7 was larger energy consumption.
To ensure operation from Vdd 0.2 V to 1.2 V and to add TED functionality into LATCH1,
the area of TDTBsubI’s layout was approximately 28 times larger than LATCH1. As a result,
the average energy was an average of 15-65 times larger than LATCH1 for Vdd 0.2 V to 1.2
V. Additional details about the layout and energy consumption is found in Section 5.2.2.
4.2.3 Leakage
To reduce leakage, the majority of transistors L in Fig. 4.3 were sized as Long-L transistors
(i.e. nominal + 10%) since long-L transistors [30] have 3x lower leakage. HVT was chosen
for most transistors since it results in at least an order of magnitude decrease in leakage
current per µm of NMOS (or PMOS) width. This is consistent with (3.15) which shows that
as VT goes to∞, the leakage energy per operation goes to 0.
The majority of transistors in Fig. 4.3 use HVT to reduce leakage but a closer exami-
nation of the Keeper is needed in order to choose HVT or LVT. When CLKd is high and D
transitions, a PULSE results at N1. Node K should be driven low, thus initiating an ERROR
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signal. The main goal is to get ERROR generated as fast as possible, which is especially
important for the edge case when D transitions at the same time CLK falls. The ERROR
signal needs to be loaded into a latch or ip-op.
Figure 4.6: Leakage at Vdd=0.4 V when N1 is LVT.
In order to get ERROR high quickly during CLKd high and at the same time prevent
leakage problems during CLKd low, two steps were taken. First, HVT was chosen for N1 and
LVT for N2. This resulted in a larger current compared to as if both N1 and N2 were HVT.
The reason is seen from (3.5) and (3.6); LVT devices have much larger driving strength than
HVT. When CLKd transitions low, N1 is HVT and thus prevents leakage from node K. If N1
is an LVT device, TDTBsubI will not operate below 0.4 V as shown in Fig. 4.6. Every time
CLKd transitions high, node K is (incorrectly) driven low, and consequently ERROR high,
due to the leakage through N1. During CLKd high, N2 has the ability to be ON and thus
N1 should be HVT to prevent leakage. The second step taken to prevent leakage problems
was making P1 an HVT device since when it is off, node K may be low and leakage is not
desired. Although PMOS have lower leakage than NMOS [2], the sensitivity of K requires
extra leakage protection.
4.2.3.1 Leakage Detector
Although there may be leakage issues in the Keeper of Fig. 4.3, the leakage within the
Keeper could be a useful tool. Understanding the amount of leakage in a digital circuit
is worthwhile for some systems [31]. Using some elements of Fig. 4.3 and performing a
number of modications, a leakage detector could be constructed (Fig. 4.7). When CLK is
low, node K’s state would be maintained by the Keeper. When CLK is high, leakage through
N1 would cause K’s state to change (i.e. similar to Fig. 4.6 at 65 µs) and thus change E. The
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leakage threshold could be set by sizing N1 and N2 accordingly.
N1
N2
P1
9
8K
CLK
CLKi
TG
E
CLK
Keeper
Figure 4.7: Leakage detector.
4.2.4 Design for System-level
In addition to the circuit-level issues addressed in the previous sections, the system-level
needs to be considered for TDTBsub. At this stage in TDTBsub design, the most relevant
system-level issue was concerned with the management of the ERROR signal. As shown
previously in Fig. 2.4, the ERROR signal from each logic stage is brought to one large OR
gate. Every combinational logic stage of the pipeline has a TED register which consists of
N latches. If the pipeline has S number of pipeline stages, then there are N*S TED latches
and N*S inputs to the OR-gate. To understand if a timing ERROR occurred in the pipeline,
all N*S ERROR signals are combined into one signal using an N*S input OR-gate.
To realistically implement the logic of an N*S OR-gate, OR-gates from the standard
cell-library must be used. Since the cell-library’s OR-gates typically contain 2 to 3 inputs,
using one large N input OR-gate is unrealistic for multi-bit systems (i.e. 32 bit and therefore
N=32). Typically, combining a large number of the cell-library’s 2 or 3 input OR-gates
is done by creating an OR-gate tree. The timing delay of this tree needs to be considered
though. If an ERROR occurs close to a falling CLK edge, the propagation delay of this signal
through the OR-gate tree may be longer than the time before CLK transitions low. For this
case, the ERROR would be missed for that CLK cycle.
To address this issue, TDTBsub latch has been designed so that its ERROR output is reset
at the rising edge of CLK. In other words, no matter where an ERROR is generated under
a CLK high, it remains high until CLK rises again. This ensures that timing errors which
occur close the CLK falling edge are correctly identied provided that the time from the
falling edge to the rising edge of CLK is longer than the OR-gate tree.
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4.3 TDTBsubII
An explanation of the functionality of each device within TDTBsubII is rst presented in
Section 4.3.1. The sizing and circuit style used in allowing TDTBsubII to operate from the
sub-threshold to strong inversion region is explained in Section 4.3.2. The effects of leakage
on TDTBsubII is then given in Section 4.3.3. A more accurate derivation of tr,f for D and
CLK is provided in Section 4.3.4. Finally, a qualitative comparison of both TDTBsubI and
TDTBsubII is given in Section 4.3.5.
4.3.1 Functionality
TDTBsubII, shown in Fig. 4.8, consists of a cell-library positive edge triggered latch (LATCH),
a transition detector (TD), and a reset-and-delay unit (R&D) for resetting the ERROR signal
and to provide useful delay signals for the SN and Keeper. Fig. 4.9 shows the operation
of the TDTBsub at Vdd=0.3 V. When D transitions under CLKd high, or the timing error
detection window (TED window), it is considered a timing error and an ERROR signal is
generated. The ERROR signal is carried high until the next TED window in order to provide
robustness at the system-level as previously explained in Section 4.2.4.
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Figure 4.8: TDTBsub circuit capable of operating from Vdd=0.3 V to 1.2 V.
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Figure 4.9: TDTBsubII operation at Vdd=0.3 V for typical process parameters. When D
transitions under the TED window high near 2.2 ms, it is considered a timing error (ERROR).
The TD consists of three main components: a Keeper, a switching network (SN), and a
pulse generator (PG). With the exception of TG2’s control signals, the Keeper functionality
is similar to TDTBsubI. To reduce energy consumption, TG2’s control signals do not come
from an emulated version of the CLK delay signals as in TDTBsubI. TG2’s control signals
Nmos and Pmos from the R&D are important to the operation of the Keeper. When CLK is
low, the TG is OFF, which makes it easier for node K to be driven low when a PULSE arrives
at N1. As CLK transitions high, Nmos and Pmos switch the TG ON again and incorrect
timing errors due to leakage are prevented.
SN is synchronized with CLKd and RP to pull node K low if D transitions at the same
time CLKd is high and reset ERROR at the next TED window, respectively. The operation
of the SN highlights the most fundamental operational differences between TDTBsubI and
TDTBsubII. First, SN turns P1 ON only when CLK transitions low to high. This means that
P1 is required to switch only I9 during an ERROR reset. Secondly, when K is required to
stay high, TG2 turns the Keeper ON thus preventing leakage currents from switching K.
The altered timing control of P1 in TDTBsubII allows for the removal of LATCH2 from
TDTBsubI.
PG uses inverters I6 and I7, a transmission gate (TG), and an XOR to generate a short
voltage pulse (PULSE) as shown in Fig. 4.9 each time the data (D) transitions. The inverters
and TG determine the duration of the XOR’s PULSE. Similarly to TDTBsubI, a PULSE with
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small delay and small duration is desirable. Adding a control voltage to TG3 provides post-
manufacturing tuning capability [15] of the PULSE duration. To operate TDTBsubII, tuning
was not required during simulation (i.e. TG3 was set to Vdd for all simulations).
The R&D unit provides a delayed version of CLK, generates signals for the Keeper, and
gives a signal to reset the ERROR. A delayed version of CLK, or CLKd, is essential to ensure
that transitions of D near the rising edge of CLK do not incorrectly generate ERRORs. To
prevent legitimate D transitions from triggering an ERROR, the CLK-CLKd delay at the CLK
rising edge has two requirements. First, CLK-CLKd delay must be longer than the duration of
PULSE. Secondly, CLK-CLKd should be larger than the maximum CLK-Q delay of LATCH.
The duration of the CLK-CLKd delay at the falling edge of CLK is insignicant assuming
the duty cycle (d) of CLK can be adjusted at the system-level.
RP is an important signal within the R&D used to reset the ERROR for a new TED
window. During the time that CLK is low, P3 is turned ON and keeps RP high. When CLK
transitions from low to high, P3 is shut OFF and N4 is turned ON. N3 remains ON for the
duration of CLK-L delay and as a results pulls RP low. This causes P1 to turn ON and ip
the state of the Keeper. Node K is driven high and ERROR is reset low for the next TED
window. This event happens only when CLK goes from low to high. Once the duration of
CLK-L delay is reached, P2 turns ON and N3 turns OFF thus forcing RP high again. The
duration of the RP low is dependent on the CLK-L delay.
Similarly to TG3 in PG, TG1 within the R&D unit provides post-manufacturing tuning
capability. Since the CLK-CLKd delay changes with variation, the use of tuning will allow
for improved accuracy in TDTBsubII. TG1 was set to Vdd for all simulations.
4.3.2 Sizing & Circuit Style
The sizing and circuit style of TDTBsubII was examined for each element in the TD. The
TD consists of three devices, including the PG, SN, and Keeper. The PG consists of two
inverters, a TG, and an XOR which are used to generate the PULSE signal. The size used
for each device is shown in Table 4.4. The challenge was nding a PULSE width with a
small duration that did not change its shape during Monte-Carlo simulations within the sub-
threshold region. Inverters I6, I7, and TG were rst sized by using Table 3.2. The inverter
sizes and TG were further tuned until both rising and falling transitions of D produced similar
PULSE results. Small incremental changes to the size of I6 and I7 were made due the
sensitivity to power consumption with respect to I6 and I7. The XOR used was the same as
in TDTBsubI.
The SN proved to be the most challenging in sizing for the sub-threshold region opera-
tion. Both the threshold types and sizes of transistors were examined. The threshold types are
discussed in the next section. Transistors N1 and N2 were sized larger than W=5.33*WnMIN
to reduce variability. For a 50-point Monte-Carlo without TG2, P1 is unable to drive K high
as shown in Fig. 4.10. The stronger (NMOS) of I8 works against the weaker P1 (PMOS)
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Table 4.4: Device sizing for TDTBsubII
Device PMOS W/L NMOS W/L Device PMOS W/L NMOS W/L
I1-I4 1.5/0.25 0.8/0.30 N2 N/A 3.0/0.08
I5 0.54/0.08 0.36/0.08 N3=N4 N/A 0.6/0.08
I6 0.6/0.12 0.4/0.22 TG1 0.36/0.25 0.36/0.25
I7 1.35/0.12 0.6/0.18 TG2 1/0.08 1/0.08
I8 1.0/0.08 0.4/0.08 TG3 0.4/0.08 0.4/0.08
I9 0.6/0.08 0.4/0.08 P1 2.0/0.08 N/A
N1 N/A 2.0/0.08 P2=P3 0.5/0.08 N/A
and wins to keep K (incorrectly) low at 2 ms. Making P1 extremely large is an option, but
this results in increased leakage and unwanted delay to CLKd. The best solution is to size P1
according to Table 3.2 and close the feedback path to I8 by use of a TG.
Figure 4.10: 50 point Monte-Carlo of TDTBsubII without TG2 at Vdd=0.45 V.
The sizing of the Keeper was important with respect to leakage. When CLK is low, a
transition of D should not cause ERRORs. If the leakage through N2 is large and the Keeper
is not strong enough to keep K high, an ERROR may be inadvertently generated when D
transitions under a CLK low. As a result of this issue, the size of TG should be large (i.e.
width of NMOS and PMOS set to 1 µm) and the width of PMOS of I8 large (i.e. 1 µm).
Making these both large allows for K to remain high even for large values of leakage through
the SN. Inverter I9 was sized using the recommendations in Section 4.1 (i.e. K=1.5).
CLKd and the duration of RP’s low pulse is dependent on the size of components in the
R&D including I1-I5, the TG1, P2, P3, N3, and N4. The inverters I1-I5 were also sized with
K=1.5. Variation of CLKd should be minimal to improve the accuracy of TDTBsub and thus
the sizes of the inverters I1-I5 and TG1 were larger than required by Table 3.2. The size of
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N3, N4, P2, and P3 were also sized larger than Table 3.2. The size of these transistors affects
the duration of RP’s low pulse.
To ensure operation from Vdd 0.3 V to 1.2 V and add TED functionality to LATCH, the
area of TDTBsubII’s layout was 11 times larger than LATCH. As a result, the average energy
was 13.8 times larger than LATCH averaged for Vdd 0.3 V to 1.2 V. Additional details about
the layout and energy consumption is found in Section 5.3.2.
4.3.3 Leakage
The dominant leakage mechanism in TDTBsubII was a combination of Ig and ICH (3.1.3).
To address leakage, the lengths (L) of all transistors were rst adjusted. Next, a number of
steps were taken to choose the correct transistor threshold voltages. To reduce leakage, the
majority of transistors L were sized as Long-L transistors (i.e. nominal + 10%).
Figure 4.11: TDTBsubII at typical process corners with N1 and N2 sized as LVT. Leakage
through N1 causes the signal at K to go low and thus signal ERROR to go high. This situation
is prevented by making N1 HVT and N2 SVT in addition to sizing the TG2 and I8 of the
Keeper large.
Compared to TDTBsubI, more steps were required to rapidly get ERROR high during
CLKd high and at the same time prevent leakage problems during CLKd low. First, N1 was
set as HVT and N2 as SVT. This resulted in a larger current when driving K low for a timing
error compared to as if both N1 and N2 were HVT. If N1 is an LVT device, TDTBsubII will
not operate below 0.45 V as shown in Fig. 4.11. Each time CLKd transitions high, node K
is (incorrectly) driven low due to the leakage through N1. During CLKd high, N2 has the
ability to be ON and thus N1 should be HVT to prevent leakage. The second step taken was
making P1 an HVT device as in TDTBsubI. Thirdly, TG2 was turned ON when CLK was
low. Thus, if there was leakage in the SN, it was combated by a large TG2 and I8. Finally,
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I9 should have NMOS and PMOS that are LVT. This provides a lower delay as K transitions
low and thus ERROR is generated more quickly.
4.3.4 Rise and Fall Times
The tr,f of the CLK and D is important to the performance of TDTBsub. Changing the tr,f of
CLK changes the size of the TED window while a change in tr,f of D translates into a new
duration of PULSE. Considering these issues, it is crucial to pick reasonable values of tr,f
times for both CLK and D for simulations of Vdd from 0.2 V to 1.2 V.
A 5-stage ring oscillator was constructed to attain more accurate values of tr,f times for
each Vdd from 0.2 V to 1.2 V. The oscillator is considered a standard for delay measurements
[17]; delay is a function of tr,f times. As shown in Fig. 4.12, the tr,f times increased as Vdd
is lowered. As Vdd is lowered into the sub-threshold region, the tr,f becomes exponentially
dependent on Vdd as predicted by (3.8). Note that the tr,f times are dened as the time
interval between the signal crossing 20% of Vdd and 80% of Vdd.
The tr,f time of a signal is largely determined by the capacitive load presented to it and
the strength of the driving gate. For TDTBsubII, the capacitive load at node X in Fig. 4.8 is
affected by the size of I6, LATCH, and the XOR. To account for their capacitance, the output
values from Fig. 4.12 were multiplied by 2 since the capacitance simulated at node X was
about 2 times the input capacitance of the oscillator.
Figure 4.12: Rise/fall times as a function of Vdd for a 5-stage ring oscillator.
4.3.5 Comparison to TDTBsubI
TDTBsubII was a signicant improvement over TDTBsubI due to changes in d, removal of
emulation inverters 5,6, and 7, the addition of the R&D unit, and more accurate values of tr,f
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for simulation. At the system-level, d can be easily adjusted, therefore, the d was lengthened
in TDTBsubII to more accurately account for cases when D transitions when CLK falls.
The emulation inverters of TDTBsubI were removed due their large power consumption and
small effect on reducing variation. The R&D unit provided a more energy-efcient method
of keeping the timing error signal high until CLK transitioned low-to-high. Using a ring
oscillator to understand the tr,f as Vdd changed allowed for more accurate sizing of inverters
in the PG. With the new tr,f times and the realization that small adjustments of tr,f could
be made at the system-level, the power-hungry inverter 0 was removed. Overall, TDTBsubII
has a number of improvements (e.g. energy consumption, robustness, etc.) over TDTBsubI.
4.4 System-level Test Circuit
A system-level test circuit (SystemTest1) was designed to test the operation of TDTBsubI at
a system-level (Fig. 4.13). SystemTest1 used TDTBsubI latches because TDTBsubII was not
ready by the chip deadline for this Master’s thesis. Although TDTBsubII shows improve-
ments over TDTBsubI, the functionality of both versions is similar within SystemTest1. Sys-
temTest1 consists of input (shiftIN) and output (shiftO) shift registers operating at Vddh=1.2
V, TDTBsubI latches and an adder both operating at Vdd (0.2 V to 1.2 V), and level-shifters
(levelS). Amongst these components, the TDTBsubI and the level-shifters were not taken
from the cell-library but instead designed in this thesis work. Since the design of TDTBsubI
has already been presented, only the level-shifter design is given here.
A level-shifter was needed to shift the level of voltage used within the combinational
logic of SystemTest1 in Fig. 4.13. The combinational logic voltage Vdd can vary from 0.25 V
to 1.2 V while the input and output register Vddh is always at 1.2 V. Therefore, a level-shifter
was designed to shift any logic at Vdd back to 1.2 V at the output shift registers (Fig. 4.15).
As shown in Fig. 4.13, 60 level-shifters (i.e. levelS) are placed after the combinational logic.
vddh
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Figure 4.14: Level-shifter.
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Figure 4.13: SystemTest1.
The level-shifter circuit is similar to a conventional level-shifter [32] which is designed
for robustness in the sub-threshold region. However, it was not designed with concern for
energy consumption. The level-shifter is a differential amplier with a constant current
mirror load. This load has increased stability compared to a cross-coupled load for the sub-
threshold region. It is well suited for a wide voltage range but suffers from increased energy
consumption [32]. The inverters I1, I2, and I3 were sized according to Table 3.2 and using
K=1.5 as recommended in Section 4.1. PMOS devices p1 and p2 were sized minimally while
the NMOS devices n1 and n2 were required to have a width of 6 µm to function into the sub-
threshold region. A 1000 point Monte-Carlo simulation at typical process corners shows that
the level-shifter works correctly down to 0.2 V (Fig. 4.15). As a result of its robustness, it
was used in SystemTest1.
4.5 Layout
Following the design of the TDTBsub (Section 4.2 and 4.3) and SystemTest1 (Section 4.4),
the layout of a single TDTBsubI latch, the level-shifter, and SystemTest1 were designed in
65 nm CMOS. The layout of TDTBsubI is shown in Fig. 4.16. Due to the long length
of the layout, only a few components are shown; see Appendix A for the full layout. The
long length is a result of the large CLK delay components (i.e. the CDC of Fig. 4.3).
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Figure 4.15: Level-shifter for a 1000-point Monte-Carlo simulation.
Approximately 70% of the area of TDTBsubI is used for the CDC. The data (D) and CLK
signals are brought to the left of the layout into LATCH1. Output signals ERROR and Q are
at the far right side of the layout; these are not visible from Fig. 4.16. After the TDTBsubI
layout was complete, the level-shifter layout was designed (see Appendix A). Using both the
TDTBsubI and level-shifter layout, SystemTest1 was built (Fig. 4.17).
Figure 4.16: TDTBsubI layout.
Once the TDTBsubI latch and SystemTest1 were complete, a top-level (i.e. last layout
before manufacturing) layout was designed (Fig. 4.18). In addition to a single TDTBsubI
latch and SystemTest1, the top-level layout included a pad ring. It provides a location to wire
bond the chip package to, connects the top layer metal within the chip (i.e. metal 6) to the
wire bonding pad, and is able to the protect the circuit from unwanted electrostatic discharge
(ESD). To operate the top-level correctly, the pad ring must be supplied with 1.8 V voltage
supply. This supply allows for a pull-down or pull-up network to drive the pad output. Two
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Figure 4.17: SystemTest1 layout.
enable signals were connected within the pad ring to activate these networks.
Connecting the pad rings to the TDTBsubI latch and SystemTest1 was also required in
the top-level layout. Due to the limited number of available pad rings, some connections
had to be shared. This causes limitations in performance (i.e. energy consumption, speed,
and functionality) measurements. For example, the Vdd of TDTBsubI latch is connected
to SystemTest1 Vdd. Therefore, only the speed and functionality of TDTBsubI latch can
be accurately measured since energy consumption is adversely affected by the much larger
leakage of SystemTest1.
A photomicrograph of the post-manufactured top-level layout is shown in Fig. 4.19.
Although the view is the same as in Fig. 4.18, there is an important difference between Fig.
4.18 and 4.19. A metal 6 layer should be visible between the wire bonding pads and on-chip
components (i.e. TDTBsub latch and SystemTest1) in Fig. 4.19. Additionally, an emblem of
the manufacturer’s name should be written with the metal 6 layer. The metal 6 layer was not
placed during the manufacturing process and was beyond the control of the design in this
thesis. As a result, the connection to the TDTB-subI latch and SystemTest1 is not possible
through the wire bonding pads. Therefore, measurements of both components is not possible
due to this manufacturing process error.
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Figure 4.18: Top-level layout.
Figure 4.19: Photomicrograph of the implemented top-level layout.
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4.6 Measurement System
To measure the performance and functionality of TDTBsubI and SystemTest1, a measure-
ment system was designed (Fig. 4.20). Although the system was not utilized due to the
manufacturing error previously mentioned, it is ready to use upon completion of the future
manufactured chip. The measurement system consists of the Tektronix TLA720 logic an-
alyzer, a PCB (Fig. 4.21), and an oscilloscope. Within the logic analyzer, basic binary D
input test signals are written and sent to the PCB. For example, D was designed in the logic
analyzer to transition under CLK high and CLK low. The PCB was designed to provide
low noise when measuring TDTBsubI and the test circuit. To reduce noise, capacitors were
placed between each supply signal and ground. Additionally, ground and supply planes were
used to reduce noise. The oscilloscope is used to the measure the output signals from the
PCB.
Logic
Analyzer PCB
Oscilloscope
output
test
signals
Vddh Vdd Vdd_1.8
Figure 4.20: Measurement system.
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Figure 4.21: PCB.
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Simulation Results
In this chapter, the simulation results of TDTBsub are presented. During initial stages in sim-
ulating TDTBsub, it was decided that a testing plan was needed to standardize the simulation
process. Thus, a testing plan was developed and is described in Section 5.1; it was used
throughout the simulations in this chapter and also the design process in Chapter 4. Next,
the results of simulations are shown in Section 5.2 and Section 5.3 to understand the funda-
mental characteristics of TDTBsub including operating frequency, energy consumption, and
global and local variation impacts on functionality. A comparison between both TDTBsub
versions is presented in Section 5.4. Finally, simulation results of a system-level test circuit
are given in Section 5.5.
5.1 TDTBsub Testing Plan
To ensure the correct operation of TDTBsub from sub-threshold to strong inversion region
and provide standardization in the simulations, a testing plan was created. The testing plan
includes two test cases:D transitions and CLKd delay constraints. The three requirements for
D transitions (with corresponding diagram in Fig. 5.1) were:
1. Latch setup times: D is transitioned at the latch setup time for a falling edge of CLKd.
An ERROR should result and D should be latched.
2. Edge transitions: For the rising edge of CLKd, there should be not be an ERROR if D
transitions at the same time as CLKd. For the falling edge of CLKd, an ERROR should
be generated if D transitions at the same time as CLKd.
3. CLKd low: If D transitions when CLKd is low, an ERROR should not be generated.
In addition to the test cases above, a CLKd delay constraint was required within the test-
ing plan: the delay from the falling edge of CLK to the falling edge of CLKd (tdc) should be
less than 10% of the period of CLK (TCLK) as shown in Fig. 5.2. Although this constraint
limits the frequency performance, it ensures that tdc does not become too large of a percent-
age of TCLK . As tdc delay grows, it approaches the next rising edge of CLK and no longer
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CLKd
D
1. 2. 3. 2.
ERROR
Figure 5.1: Timing diagram showing the three test cases for D transitions. When D transi-
tions under CLKd high, which means D is arriving too late, an ERROR signal results. No
ERROR signal results when D transitions at a CLKd low or when D and CLKd transition at
the same time.
allows correct timing error detection with regards to the real CLK signal. The constraint
provides a reasonable distance that CLKd can be delayed from CLK.
CLK CLKd
t dc
T
<(0.1)(T   )
CLK
CLK
Figure 5.2: CLKd delay constraint.
5.2 TDTBsubI
Simulations of TDTBsubI were performed to understand the operating frequency, energy per
operation, and functionality with variations. The testing plan of Section 5.1 was applied to
each simulation. The tr,f used for D and CLK within each simulation was calculated as 5%
of the CLK period. The CLK period was determined by the delay constraint in Fig. 5.2.
TDTBsubI is capable of operation from 0.2 V to 1.2 V.
5.2.1 Operating Frequency
A simulation to understand the operating frequency of TDTBsubI was performed using the
TT global process corner from 0.1 V to 1.2 V and a sampling resolution of 0.1 V. The results
are shown in Fig. 5.3. Below Vdd ≈ 0.4 V, or sub-threshold region operation, the curve
shows an exponential dependence on Vdd. From 0.4 V to 1.0 V, the curve is quadratic. As
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the voltage is increased from 1.0 V to 1.2 V, the result is a linear curve. This closely follows
the curves previously predicted by the delay equations (3.5) and (3.6) in Section 3.1.1. A
maximum frequency of 143 MHz was found at Vdd=1.2 V while a minimum frequency of
250 Hz resulted at Vdd=0.2 V. Below 0.2 V, the incorrection operation results due to increased
leakage.
Figure 5.3: Operating frequency as Vdd is swept.
5.2.2 Energy Consumption
Before presenting energy consumption simulation results, it is useful to present some de-
nitions. The total energy consumption (ETOT ) can be broken into two parts as explained in
Section 3.3: leakage energy (ELEAK) and switching energy (ESW ). Due to the difculty in
nding and isolating the ELEAK and ESW , only ETOT was determined for both LATCH1
and TDTBsubI. More specically, the total average energy per operation was found for both
LATCH1 (EL1op) and TDTBsubI (ETOTop). An operation was considered as D transitioning
under CLK high for one period. A total of nine transitions were constructed using the testing
plan in Section 5.1. By integrating the total power from Vdd over nine periods and dividing
this result by nine, ETOTop and EL1op were found.
To understand the amount of energy overhead due to adding TED capability to LATCH1,
the energy consumption of LATCH1 (see Fig. 4.3) from TDTBsubI was rst simulated. This
allowed for a comparison to the (TED capable) TDTBsubI latch. The energy consumption
of TDTBsubI was then simulated.
Fig. 5.4 shows the total average energy per operation of LATCH1 (EL1op) as Vdd was
swept from 0.2 V to 1.2 V. For most Vdd, the switching energy was dominant and closely
followed (3.13). When Vdd is about 0.3 V, however, the leakage energy begins to increase
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signicantly thus adding to the total energy. This is because the propagation delay in the sub-
threshold region increases exponentially and the leakage energy is integrated over a longer
period of time. In other words, Top (3.15), or the time to complete an operation, becomes
exponentially long. At Vdd=0.3 V, EL1op starts to increase again due to the increased leakage
energy. The MEP is found at Vdd=0.4 V and is mathematically represented as the point at
which the slopes of the switching energy and leakage energy are equal in magnitude and
opposite in sign [2].
Figure 5.4: Total average energy consumption per operation (EL1op) for LATCH1. The MEP
is at 0.4 V.
Next, the energy consumption of the TDTBsubI latch was simulated. Fig. 5.5 shows
the total average energy per operation (ETOTop) as Vdd is swept from 0.2 V to 1.2 V of
TDTBsubI. The MEP of the TDTBsubI latch is much smaller than LATCH1. This indicates
that the total average leakage energy per operation (ELEAKop) is a smaller percentage of
ETOTop for TDTBsubI than LATCH1. This is mostly due to the sizing of all L in TDTBsubI
greater than or equal to 0.08 µm. Long-L transistors [30] have 3x lower leakage but are
slower. All L in LATCH1 are sized to the minimum width of 0.06 µm.
From Fig. 5.4 and Fig. 5.5, it can be calculated that TDTBsubI consumes about 15 and 66
times more ETOTop than LATCH1 at 0.25 V and 1.2 V, respectively. The ETOTop averaged
over all Vdd shows that TDTBsubI consumes about 45 times more energy than LATCH1.
5.2.3 Functionality with Variations
As previously mentioned in Section 4.2.2, careful consideration should be taken to account
for global and local variations at low voltages and deep sub-micron technologies. Global
variations can be applied by using a global process corner for each simulation. More im-
portantly though, is the consideration of local variations which have become more dominant
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Figure 5.5: Total average energy consumption per operation (ETOTop) for a TDTBsubI latch
with a MEP at 0.25 V.
than global [26]. The local variations are understood by applying Monte-Carlo analysis [2].
Monte-Carlo analysis allows for a circuit to be simulated over a wide range of randomly
chosen device parameters. For the simulations in Chapter 4 and 5, it was used to understand
local variations with respect to signals at important nodes (i.e. K in Fig. 4.3).
To account for local variations in TDTBsubI, a 1000 point Monte-Carlo simulation was
performed at the TT global process corner from Vdd of 0.2 V to 1.2 V. The results of the
simulation at Vdd=0.25 V are displayed in Fig. 5.6. The results of the simulation show the
average, maximum (h), and minimum output (l) values. For example, the minimum output
value of CLKd is CLKdl. A transition of D under the time when CLKd, CLKdl, or CLKdh
are high, indicates that the D is arriving too late and an ERROR signal results. Similarly, a
transition of D before CLKd, CLKdl, or CLKdh are high indicates that the D is arriving on
time and an ERROR signal is not applied. All three test cases for D transitions in Section
5.1 passed with the exception of a small number of CLK falling edge transitions near 0.5
V. This is most likely due to the discontinuity in the BSIM4 model which was used for all
simulations of TDTBsub. For more information on the BSIM4 model see [33].
In addition to local variations, global variations were briey examined for TDTBsubI.
The SS, TT, and FF global process corners of TDTBsub were tested from Vdd 0.2 V to 1.2
V (without Monte-Carlo). The circuit passed all SS, TT, and FF corner variations with the
regards to the testing plan of Section 5.1. A more robust approach to taking global variations
into account is found by running a Monte-Carlo simulation at each global process corner [2].
This idea is applied for TDTBsubII.
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Figure 5.6: 1000 point Monte-Carlo Simulation at 0.25 V of TDTBsubI. When D arrives
late, an ERROR signal results. Transitions that occur close to the CLK edge are sensitive to
variations in CLKd and PULSE.
5.3 TDTBsubII
Simulations of TDTBsubII were performed to understand the operating frequency, energy
per operation, and functionality with variations. The testing plan of Section 5.1 was applied
to each simulation. The tr,f used for D and CLK within each simulation was calculated using
the 5-stage ring oscillator in Section 4.3.4. TDTBsubII is capable of operation from 0.3 V to
1.2 V.
5.3.1 Operating Frequency
A simulation to understand the operating frequency of TDTBsubII was performed using the
TT global process corner from 0.3 V to 1.2 V and a sampling resolution of 0.05 V. The
results are shown in Fig. 5.7. Similarly to TDTBsubI, the results closely follow the curves
previously predicted by the delay equations (3.5) and (3.6) in Section 3.1.1. A frequency of
120 MHz was found at Vdd=1.2 V while a minimum frequency of 2.78 kHz was found at
Vdd=0.3 V. Below 0.3 V, TDTBsubII does not operate correctly due to increased leakage.
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Figure 5.7: Operating frequency of TDTBsubII as Vdd is swept.
5.3.2 Energy Consumption
Fig. 5.8 shows the total average energy per operation (ETOTop) as Vdd is swept from 0.3 V
to 1.2 V for TDTBsubII. The MEP is near Vdd=0.35 V which is close to LATCH1’s MEP
of Vdd=0.4 V. This indicates that ELEAKop is a similar percentage of ETOTop for TDTBsubII
and LATCH1. By comparing Fig. 5.8 and Fig. 5.4, it is can be calculated that TDTBsubII
consumes about 8 and 14 times more ETOTop than LATCH1 at 0.3 V and 1.2 V, respectively.
Figure 5.8: Total average energy consumption per operation (ETOTop) for a TDTBsubII with
a MEP at 0.35 V.
To further understand the amount of energy overhead used in adding TED capability to
LATCH1, ETOTop/EL1op was constructed as shown in Fig. 5.9. As Vdd grows from 0 V
to 1.2 V, the amount of energy overhead grows larger. The ETOTop averaged over all Vdd
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shows that TDTBsubII consumes about 13.8 times more energy than LATCH1. Although
adding TED capability to LATCH1 increases the energy consumption, system-level simula-
tions have shown that signicant energy savings can be achieved by placing TED-latches at
all critical paths in a pipeline [10].
Figure 5.9: ETOTop/EL1op versus Vdd.
5.3.3 Functionality with Variations
Both local and global variations were taken into account for TDTBsubII. Local variations
were rst understood with a 1000 point Monte-Carlo simulation performed at the TT process
corner from Vdd 0.2 V to 1.2 V. The results of the simulation at Vdd=0.35 V are displayed in
Fig. 5.10. All three test cases for D transitions are from Section 5.1.
In addition to local variations, global variations were briey examined by running a
Monte-Carlo simulation at the following global process corners: TT, FF, SS. For each pro-
cess corner, all three test cases for D transitions in Section 5.1 passed without any exceptions.
This simulation provides a more robust approach to taking global variations into account
while running Monte-Carlo simulations [2].
5.4 Comparison of TDTBsubI and TDTBsubII
Differences in operation frequency, energy consumption, and functionality with variations
between TDTBsubI and TDTBsubII are reviewed in this section. A small difference in op-
eration frequency was observed between the two TDTBsub versions. TDTBsubI’s minimum
frequency of 2.5 kHz at 0.3 V is slightly less than TDTBsubII at 0.3 V (i.e. 2.78 kHz). The
operation frequency at Vdd=1.2 V was 143 MHz and 120 MHz for TDTBsubI and TDTB-
subII, respectively. These operation frequencies are slightly less than Razor II’s operation
frequency at 1.2 V (i.e. 185 MHz) [10]. However, the operation frequency of TDTBsubI and
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Figure 5.10: 1000 point Monte-Carlo Simulation at Vdd=0.35 V of TDTBsubII. When D
arrives late, an ERROR signal results.
TDTBsubII could be increased by making the size of tdc from the testing plan (Section 5.1)
larger.
The comparison of energy consumption between the two TDTBsubI versions showed a
large difference. As displayed in Fig. 5.11, TDTBsubII consumes less energy over the entire
range of Vdd. The primary reason for a difference in energy consumption is the CLK delay.
The emulation inverters (i.e. inverter 5, 6, and 7 from Fig. 4.3) were not used in TDTBsubII.
Additionally, the inverters used to delay the CLK signal in TDTBsubII were sized smaller.
The cost for reduced energy consumption in TDTBsubII is a reduction in operating range.
Smaller device sizes for TDTBsubII resulted in larger variations during Monte-Carlo simu-
lations. TDTBsubII was able to operate correctly to Vdd=0.3 V while TDTBsubI functioned
to Vdd=0.2 V.
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Figure 5.11: Energy consumption of both TDTBsub versions.
5.5 System-level Test Circuit
To understand the operation of TDTBsub at the system level, a modied version of Sys-
temTest1 (Section 4.4) was constructed (Fig. 5.12). It is called SystemTest2 and it used to
test the use of TED on an adder. The input a<0> to a<n-1> and b<0> to b<n-1> is rst loaded
into the adder. After adding the input (e.g. a<0>+b<0>, a<1>+b<1>, ... a<29>+b<29>), the
output is passed to the TDTBsubI latches. TDTBsubI latches were used for the simulation
since the submitted chip was built with this version. If the data becomes too slow through
the adder due to the Vdd level, the TDTBsubI latches generate ERROR signals.
A new version of the adder from SystemTest1 was constructed in SystemTest2 to amplify
the effects of delay on TED. The modied adder is a 30-bit ripple carry adder (Fig. 5.13).
Each bit position is represented by a full-adder. The addition is performed from the least
signicant bit (LSB) to the most signicant bit (MSB). A carry bit propagates from right to
left. Each full-adder gives a delay δt before its outputs s<n> and c<n+1> are valid for the
next stage. The smallest delay is found when there is no carry bits. The largest delay results
when a carry bit propagates through each FA stage. For this case, the output at the MSP
needs to wait 30*δt to have a valid output [34].
5.5.1 SystemTest2 Functionality
To verify the functionality of SystemTest2, two input test cases were simulated (Fig. 5.14).
The simulations were both performed at Vdd=0.3 V under typical process parameters. The
data to be added was loaded at the rising edge of the CLK signal. Test case A. shows the
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Figure 5.12: SystemTest2.
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Figure 5.13: Ripple carry adder.
combination of input data that gives the minimum amount of carry bits and thus the smallest
delay through the adder (i.e. [00 ... 01] + [00 ... 00]). Test case B. gives the longest delay
possible due to the large amount of carry bits (i.e. [01 ... 11] + [00 ... 01]). An ERROR is
generated for each test case since the output of the adder transitions under the CLK high of
TDTBsubI.
To be considered valid during one TED sampling period, both s<0> and s<29> should be
larger than Tdmin yet smaller than Tdmax (Fig. 5.15). To operate without ERROR signals, the
adder output should fall within the Tdmeet region. This region ensures that Vdd is operating
at a correct level to meet any processing tasks (i.e. addition). More specically, the adder’s
output should be designed to fall at the rightmost point of the Tdmeet region to have minimum
energy consumption. To attain transitions of s<0> and s<29> within Tdmeet, two conditions
must be met. First, the smallest delayed output of the adder (i.e. TAmin) should have a
longer delay than Tdmin. Otherwise, incorrect ERRORs are generated from the previous
Tvalid region. Second, the adder’s longest delayed output TAmax is required to be less than
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(a) (b)
Figure 5.14: SystemTest2 simulations (a.) Test case A. (b.) Test case B.
Tdmin+Tdmeet. For the test cases in Fig. 5.14, TAmin and TAmax are equal to s<0> and s<29>,
respectively. Variations at the edge of TAmin and TAmax must also be considered as explained
in the next section.
CLK
Tdmax
Tdmin
t Amin
t Amax
s<0>
s<29>
Tdmeet
Tvalid
Figure 5.15: Minimum and maximum path delays where Tdmin is the minimum path delay,
Tdmax is the maximum path delay, and Tdmeet is the delay range that guarantees error free
operation. TAmin is minimum delay of the adder while TAmax is the maximum.
5.5.2 SystemTest2 Functionality with Variations
As Vdd is reduced, variations have a large effect on the operation of SystemTest2. For valid
operation of SystemTest2, both TAmin and TAmax must t into the Tvalid region even with
variations that alter the delay of the adder. Since TAmin uses the least amount of full-adders
to compute the nal sum, it has less variations in delay. The variations in delay of TAmax are
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larger since the nal sum is calculated using the maximum number of full-adders. Thus, the
variations in each full-adder add the to overall delay variation.
A 1000-point Monte-Carlo simulation was performed on SystemTest2. The width of
TAmin variations are approximately 10µs at Vdd=0.3 V. Assuming a Gaussian distribution,
TAmin should be delayed by 5µs past Tdmin to ensure that ERRORs are not incorrectly gen-
erated. For TAmax, the variations at Vdd=0.3 V were approximately 80µs. As expected, the
effect of variations was lager on TAmax. To operate within Tdmeet, TAmax should be designed
to transition a minimum of 40µs before Tdmin+Tdmeet.
To understand the effects on variations as Vdd is reduced, another Monte-Carlo simulation
was performed on SystemTest2 at both Vdd=1.2 V and 0.3 V. Fig. 5.16 shows the ERROR rate
percentage as Vdd is reduced by steps of 0.005 V. For each Vdd step reduction, a 1000-point
Monte-Carlo simulation was performed. As Vdd is reduced from 1.2 V, the ERROR rate is
negligible until about 1.185 V. Next, the same simulation was performed at Vdd=0.3 V with
the same size steps in Vdd reduction as for 1.2 V (Fig. 5.17). The local variations are much
larger for sub-threshold and thus cause a higher ERROR rate as Vdd is reduced.
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Figure 5.16: ERROR rate (%) as Vdd is lowered from 1.2 V.
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Figure 5.17: ERROR rate (%) as Vdd is lowered from 0.3 V.
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Chapter 6
Conclusions and Future Work
This thesis rst explained the concept of a dynamic voltage scaling (DVS) system since
timing error detection (TED) is used within such a system. Additional detail about the op-
eration of TED and previous TED implementations were then given. Next, the theory of
static CMOS was given to highlight the challenges faced within the sub-threshold region.
The design of both TDTBsub latch versions and a system-level circuit that used TDTBsub
latches was then presented. As expected from theory, most of the time needed to design the
TED latches was in sub-threshold. A section giving the simulation results of all designed
TDTBsub components was then provided.
Simulations showed that the goal of the thesis (i.e. to operate TDTB in sub-threshold)
was attained. The operation voltage of both TDTBsub versions worked deep into sub-
threshold. The operation frequency slowed signicantly as Vdd was scaled to sub-threshold
with the benet of operation at the minimum energy point (MEP). Monte-Carlo simulations
were successful in proving the robust operation of TDTBsub in sub-threshold. This was the
result of increased transistor sizes and logic style choices. Fig. 5.11 highlighted the fact that
although TDTBsubI had excessive energy consumption in strong inversion, its energy con-
sumption in sub-threshold was comparable to TDTBsubII. In TDTBsubII, the CLK delay is
the same but is generated using much smaller inverters. Considering that the pull-down net-
work and keeper circuit operate identical and are sized similarly in both TDTBsub versions, it
can be concluded that the measurement results from TDTBsubI are valuable in sub-threshold.
Additionally, the new idea in TDTBsubII used to reset the ERROR signal low, proved to be
an effective method.
The layout of TDTBsubI and a system-level test circuit were constructed in 65 nm CMOS.
The TDTBsubII latch was not built since it was designed after the chip deadline. A PCB
board was also built to test the chip. Upon inspection, the chip was determined to be inop-
erative. The nal metal layer (metal 6) was not placed on the chip during processing. This
prevented a connection from the pad ring circuit to the TDTBsubI latch and adder circuit.
This mistake was a result of the manufacturering process and not the design in this work.
Although the goal of this thesis was attained, additional work is recommended. First,
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it is worthwhile to identify and simulate more global process corners at each Monte-Carlo
simulations. TDTBsubII was simulated with a number of different global process corners but
more could be added. System-level simulations have shown that signicant energy savings
can be achieved by placing TED-latches at all critical paths in a pipeline [10][11]. However,
this concept needs to be proved in sub-threshold. Using the TDTBsub latch in a real processor
could provide more accurate results. To improve the energy consumption, it is recommended
to reduce the size or eliminate the CLK delay inverters. This could be addressed through
system-level constraints or a new TED latch. A new TED latch without the requirement for
such an accurate PULSE signal would be the best option. Finally, an effective method to
tune the supply voltage (Vdd) with TED is recommended.
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Appendix A
TDTBsubI layout
Figure A.1: Left half of TDTBsubI layout.
Figure A.2: Right half of TDTBsubI layout.
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Appendix B
Level-shifter layout
Figure B.1: Level-shifter layout.
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Appendix C
Photomicrograph of entire chip
Figure C.1: Photomicrograph of entire chip.
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